AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
Type
Publication
In Asia and South Pacific Design Automation Conference (ASP-DAC)
Wenji Fang
Phd Student @ ECE HKUST
My research interests include Electronic Design Automation, Hardware Formal Verification and VLSI Design.