Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization

Feb 1, 2024·

Wenji Fang

,

Shang Liu

,

Hongce Zhang

,

Zhiyao Xie

· 0 min read

PDF Cite Code Poster Slides

Authors

Wenji Fang

PhD Student

---

← OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation (Invited) Jul 21, 2024

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution Feb 1, 2024 →