Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization

Wenji Fang

Phd Student @ ECE HKUST

My research interests include Electronic Design Automation, Hardware Formal Verification and VLSI Design.