Wenji Fang

Phd Student @ ECE HKUST

Hong Kong University of Science and Technology

Biography

Hi! I’m Wenji Fang (方闻绩), an incoming Ph.D. student at the Electronic and Computer Engineering Department of the Hong Kong University of Science and Technology, advised by Prof. Zhiyao Xie. I’m an M.Phil student at the Microelectronics Thrust of the Hong Kong University of Science and Technology (Guangzhou), advised by Prof. Hongce Zhang and Prof. Zhiyao Xie. Previously, I received my B.Eng in the Electrical Engineering Department from Nanjing University of Aeronautics and Astronautics. My research interests include Electronic Design Automation, Hardware Formal Verification and VLSI Design and Verification.

Download my resumé.

Interests

VLSI Design Quality Modeling
Hardware Formal Verification
AI for EDA

Education

Ph.D. in Electronic and Computer Engineering, starting from 2024
Hong Kong University of Science and Technology
M.Phil. in Microelectronics, 2024
Hong Kong University of Science and Technology (Guangzhou)
B.Eng in Electrical Engineering and Automation, 2021
Nanjing University of Aeronautics and Astronautics

Work Experience

Research Assistant

HKUST(GZ)

Dec 2021 – Jul 2022 Guangzhou, Guangdong, China

Responsibilities include:

Achieve an end-to-end unbounded formal verification framework for microprocessors
Employ symbolic simulation technique to model the microprocessor
Verify the functional correctness properties
Test the framework with multiple pipelined processor test cases

VLSI Physical Design Intern (“One Student One Chip” Project)

Peng Cheng Laboratory

Jul 2021 – Dec 2021 Shenzhen, Guangdong, China

Responsibilities include:

Complete an entire physical design process of an SoC
Participate in defining clock specification, design constriants
Design a single-cycle RISC-V processor

Publications

Wenji Fang, Shang Liu, Hongce Zhang, Zhiyao Xie (2024). Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization. In DAC.

Cite

Wenji Fang, Yao Lu, Shang Liu, Qijun Zhang, Ceyu Xu, Lisa Wu Wills, Hongce Zhang, Zhiyao Xie (2023). MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design. In ICCAD.

PDF Cite Project Poster Slides

Wenji Fang, Guangyu Hu, Hongce Zhang (2023). r-map: Relating Implementation and Specification in Hardware Refinement Checking. In TCAD.

PDF Cite

Wenji Fang, Hongce Zhang (2023). WASIM: A Word-level Abstract Symbolic Simulation Framework for Hardware Formal Verification. In TACAS.

PDF Cite Project Slides Video